Research and Design of an Efficient Multi-standard Video Decoder Architecture

LIU Huichao, WANG Zhijun, LIANG Liping

Abstract

Aiming at the problems such as low flexibility, long development cycle, and incapability of adapting to rapidly changing algorithms for current video decoder implementation solutions, a generic video decoder architecture design scheme for multiple video coding and decoding standards is proposed using software and hardware collaboration. The methodology of the design is based on a programmable homogeneous multi-core processor and coprocessor hardware architecture. The homogeneous multi-core processor uses instruction-level and task-level parallel acceleration. The coprocessor uses a hardware customization unit to achieve the vector acceleration, while it uses distributed on-chip scratchpad memory instead of data cache to achieve an efficient data storage system. Taking the H.264 video standard widely used as an example, the experimental results show that the H.264 video decoder based on the architecture proposed in this paper is highly efficient and feasible, with an average speed-up of 9.12, which is 1.31 times better than the traditional multi-core parallel decoding algorithm.

 

 

Keywords:  multi-standard,  video decoder,  programmability,  coprocessor,  scratchpad memory,  H.264 decoder,  architectural design


Full Text:

PDF


References


TREICHLER D G. Are you missing the boat in training aids [J]. Filem and Audio-Visual Communication, 1967, 48 (1) :28—30.

SHEN S. Research on VLSI architecture and implementation of H.264/HEVC video decoding [D]. Shanghai: School of Microelectronics, Fudan University, 2013:7—9.(In Chinese)

HAO X L. The physical implement and synthesis of H.264 video decoder based on GF14 nm technology [D]. Harbin: College of Applied Sciences, Harbin University of Science and Technology, 2016:7—10.(In Chinese)

WANG S S. Design of HEVC video decoder based on TI C6678 multi-core processor [D] . Hangzhou: College of Information Engineering, Zhejiang University of Technology, 2014:16—22.(In Chinese)

HU H H, CHEN D R. Optimal design of DSP-based H.264 decoder [J]. Journal of North University of China (Natural Science Edition), 2011, 32 (6) :763—767.(In Chinese)

MA Y R. Design of H.264 decoder based on FPGA [D] . Chengdu: Institute of Optics and Electronics, Chinese Academy of Sciences,2017:1—4.(In Chinese)

2014 (5) :191—194. LIU N N, TIAN Z, XU H J. Verification system and strategy of H.264/AVC decoder [J] . Computer Technology and Development, 2014 (5) :191—194.(In Chinese)

PAN J F. Macroblock level parallel implementation and its scheduling optimization strategy for H.264 decoders [D] . Wuhan: School of Computer Science & Technology, Huazhong University of

YANG H J. Video codec parallel algorithm based on multi -core processors [D]. Nanjing: School of Electronic Science and Engineering, Nanjing University, 2013:3—4.(In Chinese)

PAN J. The MPEG -4 codec design base on SoC [D] . Shanghai: School of Software, Shanghai Jiao Tong University, 2007:13—16. (In Chinese)

VU D, KUANG J L, BHUYAN L. An adaptive dynamic scheduling scheme for H.264/AVC decoding on multicore architecture[C] //IEEE International Conference on Multimedia and Expo. Melbourne, VLC, Australia: IEEE Computer Society, 2012:491—496.

RICHTER H, STABERNACK B. Architectural decomposition of video decoders for many core architectures [C] //Design and Architectures for Signal and Image Processing. Karlsruhe, Germany:IEEE, 2012:1—8


Refbacks

  • There are currently no refbacks.