An Improved SRAM Fault Built-in-self-test Algorithm

ZENG Jianping, WANG Zhenyu, YUAN Jia, PENG Wei, ZENG Yun


This paper proposed an improved March CS algorithm to complete the built-in self-test of SRAM memory due to the problem of March C + algorithm's fault coverage. The static and dynamic fault of memory cell were sensitized by the original algorithm increasing the read-write operation of the algorithm element, so that the fault coverage was enhanced. Finally, the March CS algorithm achievesd 91.67% and 76.93% coverage of static and dynamic faults respectively through the simulation experiments of the 1 024*32-size fault static Randon-Access memory and the measurement of FPGA to SRAM chips.



Keywords: March CS algorithm,  static fault,  dynamic fault,  fault coverage

Full Text:



MASNITA M I, ZUHA W H W, SIDED R M, et al. The data and read/write controller for March-based SRAM diagnostic algorithm MBIST [C]//Research and Development. Serdarg:IEEE, 2009: 296—299.

BUI T Q, PHAM L D, NGUYEN H M, et al. An effective arskitesture of memory built–In self–test for wide range of SRAM[C]//International Conference on Advanced Computing and Applications. Can Tha:IEEE, 2017:121—124.

ZHU X L, CHEN D P, WANG Z D. A kind of design–for–test for SRAM [J]. Journal of Hunan University (Natural Sciences), 2003, 30(6):22—25 (In Chinese)

HARUTYUNYAN G, ZORIAN Y. An effective embedded test & diagnosis solution for external memories[C]//On–Line Testing Symposium. Halkidiki :IEEE, 2015:168—170.

BANG Y W, ZHENG Q B,YUAN Y. The improvement of march C+ algorithm for embedded memory test [C]//Computer Engineer– ing and Technology:19tk CCF Conference, NCCET 2015.Hefei: Springer, 2015:31—37.

SHIRUR Y J M, LAKSHMI H R, CHAKRAVARTHI V S. Implementation of area efficient hybrid MBIST for memory clusters in asynchronous SoC [C]//Fifth International Symposium on Elestronis System Design. Surathkal:IEEE, 2014:226—227.

LU Y, ZHU Y, LI M. A MBIST controller based on JTAG interface applied in power line skip [C]//IEEE International Conference on Solid –State and Integrated Circuit Technology. Hangzhou:IEEE, 2017:1404—1406.

HAMDIOUR S, VAND G A J,RODGERS M. March SS: A test for all static simple RAM faults[C]// IEEE International Borkskop on Memory Technology,Design and Testing. Isle of Bendor,France: IEEE, 2002:95—100.

ZHANG X C. The design and study of memory test algorithm [D]. Chengdu: School of Automation Engineering, University of Electronic Science and Technology, 2013:25—39 ( In Chinese)

XU Z M, SU Y P, YU Z G. SRAM BIST circuit design based on the march C–algorithm [J]. Semiconductor Technology, 2007, 32 (3): 245—247.

SIVANANTHAM S, TRESA T. Built–in self–test methodology for system–on–a–skip testing [J]. Journal of Scientific & Industrial Research, 2017, 76(3):149—153.


  • There are currently no refbacks.