Power Estimation of Charge Pump PLL at System Level

WEI Jianjun, WANG Zhenyuan, CHEN Fulong, LIU Naian, LI Xiaohui


Power is an important factor that restricts the design of Integrated Circuit (IC). The power origin in CMOS IC,the aim of power estimation in IC design,the estimation method,and the power model were analyzed. The characteristic of analog integrated circuit and the corresponding way for power estimation were studied. In order to distribute the power at system level, the construction of charge pump PLL,the principle of every module and the contribution to power were also studied. The power estimation model of charge pump PLL with ring oscillator was proposed at system level. The relative error is less than 22% when compared with the actual measurement. This model is easy to be integrated into design tools and can give guidance on power consumption for PLL at system level to improve the quality of Integrated Circuit design.



Keywords: power estimation,  power model,  energy transfer,  charge pump PLL

Full Text:



LAUBERS E, GIELEN G. Power estimation methods for analog circuits for architectural exploration of integrated systems [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002, 10 (2):155—162.

LEE M,LEE C H, PARK C K. Transceiver for wireless power transfer using a cross –coupled oscillator for a wireless on –Wafer test [J]. IEEE Transactions on Instrumentation and Measurement, 2017, 99(8):1—9.

BANG Z D, BU X A, ZHU X L. Design of a novel low –voltage low–dissipation pseudo differential ring VCO [J]. Journal of Hunan University(Natural Sciences), 2017, 44 (10):117—123. (In Chinese)

JUNG B Y,CHI H C, JEONG C B, et al. A 1.2mB 0.02mm2 2GHs current–controlled PLL based on a self–biased voltage–to– current converter [C]//2007 ISSCC. 2007:310—312.

XIAO M X. Low–jitter PLL for UBB [C]//7tk International Conference on ASIC. ASICON, 2007 :323—326.

PARK J J, LIU J L F,CARLEY C, et al. A 1 –V 1.4 –2.5GHs charge–pump–less PLL for a phase interpolator based CDR [C]//Custom Integrated Circuits Conference. IEEE, 2007: 281—283.

CHENG D H, LO Y L, LAI C B,et al. A 100MHs–1GHs adaptive bandwidth PLL using TDC technique[C]// 14th IEEE International Conference on Electronics, Circuits and Systems. 2007: 1163— 1166.

CHATTOPADHYAY B, KAMATH A S, NAYAK G. A 1.8GHs dig– ital PLL in 65 nm CMOS [C]//International Conference on VLSI Design. 2011:47—51.

HAN Y, LIANG X, ZHOU H F, et al. A 0.8 V low power low phase– noise PLL [J]. Journal of Semiconductors, 2010, 1 (8):085009–1– 5.

SHEN K Y J, FAROOQ S F S, FAN Y P, et al. A 0.17–to–3.5 mW 0.15–to–5 GHs SoC PLL with 15dB built–in supply noise rejection and self–bandwidth control in 14 nm CMOS[C]//ISSCC2016 Digital PLLs. 2016:330—332.

HYOJUN K, JINBOO S,HYUNIK K. A 5 GHz 95dBc–reference– spur 9.5 mW digital fractional–N PLL using reference–multiplied time–to–digital converter and reference–spur cancellation in 65 nm CMOS[C]// IEEE ISSCC Dig Tech Paper. 2015:1—3.

GAO X, BURG O, BANG H S. A 2.7–to–4.3 GHz,0.16 ps–Jitter, –246.8dB –FOM, digital fractional –N sampling PLL in 28 nmC– MOS [C]// ISSCC 2016 High–performance Wireless. 2016:174— 176.


  • There are currently no refbacks.